

Sharif University of Technology Department of Computer Engineering

## Advanced VLSI Design Course Project

Mahbod Afarin

October 2015

1- After selecting the desired circuit, first review the provided circuit code and, after determining its functionality, test the intended circuit by writing a testbench.

In this program, we have a module called file\_1\_0, which is used inside another module named file\_1\_1. The inputs and outputs of this module are as follows:

```
module file_1_0 #(
    parameter SIZE = 10
)
(
    input [SIZE-1:0] requests,
    output [SIZE-1:0] grants,
    output grant_valid
);
```

Its block diagram is as follows.



The operation works as follows: a register named grant\_temp is defined, and then grant\_temp is assigned the concatenation of the two outputs grant\_valid and grant.

```
reg [SIZE:0] grant_temp;
assign {grant_valid, grants} = grant_temp;
```

Then, based on which bit of requests is set to one, the output is determined. If none of the request bits are one, the output will be zero. This process is illustrated below for size eight.

```
else if (SIZE == 8)
begin
   always @(*)
   begin
       if (requests[0])
                             grant temp = 9'b10000 0001;
       else if (requests[1]) grant temp = 9'b10000 0010;
       else if (requests[2]) grant_temp = 9'b10000 0100;
       else if (requests[3]) grant_temp = 9'b10000 1000;
       else if (requests[4]) grant_temp = 9'b10001_0000;
       else if (requests[5]) grant_temp = 9'b10010_0000;
       else if (requests[6]) grant_temp = 9'b10100_0000;
       else if (requests[7]) grant_temp = 9'b11000_0000;
       else
                               grant temp = 9'b00000 0000;
   end
end
```

The next module is file\_1\_1, which uses two instances of the file\_1\_0 module. The inputs and outputs of this module are as follows:



And its block diagram is as follows.



The operation works as follows: if sel\_valid\_u is equal to one, the output of the main module becomes the grant of the second module; otherwise, it becomes the grant of the first module.

```
wire [N-1:0] w_sel_normal;
wire [N-1:0] w_sel_urgent;
file_1_0 #(.SIZE(N)) file_1_0_u1 (
    .requests (ready),
    .grants (w_sel_normal),
    .grant_valid (sel_valid));
file_1_0 #(.SIZE(N)) file_1_0_u2 (
    .requests (ready_urgent),
    .grants (w_sel_urgent),
    .grant_valid (sel_valid_urgent));
assign sel = (sel_valid_urgent == 1'b1) ? w_sel_urgent : w_sel_normal;
```

Now, we want to examine this program using the ModelSim software. To do this, we will write a testbench for it and test various scenarios. The following cases will be tested in the testbench:

```
ready = 8'b0000000;
 ready_urgent = 8'b00000001;
 #20
ready = 8'b00000100;
 ready urgent = 8'b00000000;
 #20
 ready = 8'b0000010;
 ready urgent = 8'b00000010;
 #20
ready = 8'b00000100;
 ready urgent = 8'b00000100;
 #20
ready = 8'b00111100;
 ready urgent = 8'b00001000;
 #20
ready = 8'b00111000;
 ready urgent = 8'b00000000;
 #20
ready = 8'b00111000;
 ready urgent = 8'b0000010;
```

The simulation result in ModelSim is as follows.



The simulation results match the practical analysis outcomes.

2- Next, synthesize your circuit using the Design Compiler (DC) tool and the provided sample script (with necessary modifications). Try to understand the functionality of each line in the script and the effect it produces.

To do this, we first write the desired script and then run it in DC. Our script is as follows:

```
set target library "/home/icic/Desktop/test/library/tsmc/tsmc 0.18u.db"
set link library "/home/icic/Desktop/test/library/tsmc/tsmc 0.18u.db"
set symbol library "/home/icic/Desktop/test/library/tsmc/tsmc18.sdb"
set my toplevel file 1 1
     set my input delay ns 0
     set my output delay ns 0
****
     analyze -f verilog -library work
/home/icic/Desktop/test/source/file 1 1.v
     analyze -f verilog -library work
/home/icic/Desktop/test/source/file 1 0.v
elaborate $my toplevel
current design $my toplevel
list designs
uniquify
compile
write -h
set power preserve rtl hier names true
#rtl2saif -output Mux8.saif -design file 1 1
compile -incremental
remove unconnected ports -blast buses [find -hierarchy cell "*"]
report area > /home/icic/Desktop/test/out/area.txt
report cell > /home/icic/Desktop/test/out/port.txt
report timing > /home/icic/Desktop/test/out/time.txt
report power > /home/icic/Desktop/test/out/power.txt
write -f verilog -output /home/icic/Desktop/test/out/file 1 1 netlist.v -
hierarchv
```

We open Design Compiler (DC) from the path of the target project so that it can recognize the available libraries. This path is shown in the figure below.

After running the script in the DC software, the resulting schematic is as follows. This schematic exactly matches the one we obtained through circuit analysis.



Additionally, the schematics of the individual modules shown above are as follows.



3- Part of the output of this synthesis should include reports related to the circuit, and another part should include the synthesized netlist for post-synthesis simulation. These reports must include at least the following:

- Cell
- Power
- Area
- Time

These reports are located in the out folder. The synthesized netlist is also located in the same directory. First, we review the area report. As shown, the area is 565.488 nanometers. As we know, since our technology node is 180 nanometers or below, the units are in nanometers.

\*\*\*\*\* Report : area Design : file\_1\_1 Version: C-2009.06-SP5 Date : Mon Nov 16 11:01:55 2015 \*\*\*\*\* Library(s) Used: typical (File: /home/icic/Desktop/test/library/tsmc/tsmc\_0.18u.db) Number of ports: 26 Number of nets: 42 Number of cells: 10 Number of references: 3 Combinational area: 565.488011 Noncombinational area: 0.000000 Net Interconnect area: undefined (No wire load specified) Total cell area: 565.488011 Total area: undefined 1

Next, we review the power consumption report. The dynamic power consumption is 35.55  $\mu$ W, and there is also 3.2 nWof leakage power.

```
Loading db file '/home/icic/Desktop/test/library/tsmc/tsmc_0.18u.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6) Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
*******
Report : power
-analysis_effort low
Design : file_1_1
Version: C-2009.06-SP5
Date : Mon Nov 16 11:01:56 2015
Library(s) Used:
    typical (File: /home/icic/Desktop/test/library/tsmc/tsmc_0.18u.db)
Operating Conditions: typical Library: typical
Wire Load Model Mode: top
Global Operating Voltage = 1.8
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
   Dynamic Power Units = 1mW
Leakage Power Units = 1pW
                                   (derived from V,C,T units)
 Cell Internal Power = 23.4925 uW (66%)
Net Switching Power = 12.0669 uW (34%)
Total Dynamic Power = 35.5594 uW (100%)
Cell Leakage Power = 3.2997 nW
```

Next, we review the cell usage report. It shows that **eight 2-to-1 multiplexers** were used, and the **area occupied by each multiplexer** is also specified. Additionally, the **total number of cells used** in the design is **10**.

******					
Report : cell					
Design : file 1 1					
Version: C-2009.06-SP5					
Date : Wed Nov 18 03:00	:36 2015				
******	******				
Attributes:					
b – black box (unknow	n)				
h – hierarchical					
n – noncombinational					
p – parameterized					
r – removable					
u – contains unmapped	logic				
Cell	Reference	Library	Area Attributes		
1110		+i 1	26 611200		
U18	MAZAL MYOV1	typical	26.611200		
019	MAZAL MYOY1	typical	26.611200		
020	MXZXI	typical	26.611200		
021	MX2X1	typical	26.611200		
022	MX2X1	typical	26.611200		
023	MX2X1	typical	26.611200		
024	MX2X1	typical	26.611200		
U25	MX2X1	typical	26.611200		
file_1_0_u1	file_1_0_SIZE8_	1	176.299204		
			h, p		
file_1_0_u2	file_1_0_SIZE8_	.0	176.299204		
			h, p		
Total 10 cells			565.488011		
1					

Next, we examine the timing report. This report shows the timing between different nodes along the critical path. Ultimately, our **critical path delay** is **0.9 nanoseconds**.

**********		
Report : timing -path full -delay max -max_paths 1		
Design : file_1_1		
Version: C-2009.06-SP5		
Date : Mon Nov 16 11:01:55 2015		
Operating Conditions: typical Library: typical Wire Load Model Mode: top		
Startpoint: ready_urgent[3] (input port) Endpoint: sel[7] (output port) Path Group: (none) Path Type: max		
Point	Incr	Path
input external delav	0.00	0.00 f
readv_urgent[3] (in)	0.00	0.00 f
file_1_0_u2/requests[3] (file_1_0_SIZE8_0)	0.00	0.00 f
file_1_0_u2/U11/Y (OR4X1)	0.34	0.34 f
file_1_0_u2/U10/Y (NOR3X1)	0.18	0.52 r
file_1_0_u2/U9/Y (NAND3X1)	0.19	0.71 f
file_1_0_u2/grant_valid (file_1_0_SIZE8_0)	0.00	0.71 f
U18/Y (MX2X1)	0.19	0.90 r
sel[7] (out)	0.00	0.90 r
data arrival time		0.90

(Path is unconstrained)

4- Use the provided libraries to perform synthesis under different operating conditions: Slow, Typical, and Fast. Analyze and justify the results. You should complete the table below, explain the effects on synthesis, and justify the reasons.

## Answer:

The target circuit was successfully synthesized using all three libraries— Slow, Typical, and Fast—and the results of each synthesis were stored and analyzed separately. The findings showed that there was **no noticeable difference in the area** across the three conditions. This is likely because the circuit is **small**, and there's **little variability in synthesis outcomes** due to limited optimization paths.

For example, in a larger circuit, a **Fast** library might allow the synthesis tool to reduce the number of gates on the critical path, resulting in different area usage. However, in this case, because of the **simplicity and size of the circuit**, only **one synthesis strategy** was possible and applied in all cases. Therefore, the **area remains the same** across all three libraries.

```
Number of ports:
                             26
Number of nets:
                             42
Number of cells:
                             10
Number of references:
                              3
Combinational area:
                          565.488011
Noncombinational area:
                          0.000000
Net Interconnect area: undefined (No wire load specified)
Total cell area:
                         565.488011
Total area:
                          undefined
1
```

However, to increase or decrease the **circuit speed**, we can use other parameters of the circuit. One such parameter is **temperature**. By decreasing the temperature, the **threshold voltage** decreases. According to the transistor current equation, this decrease leads to an increase in current, and consequently, **higher power consumption**.

Another way is to **increase or decrease the supply voltage**. As we know, increasing this parameter raises the **dynamic power** (quadratically) and the **static power** (linearly). However, increasing V<sub>dd</sub> can also enhance the circuit's current flow, which **improves circuit speed**.

Therefore, we conclude that as **circuit speed increases**, the **power consumption also increases**.

Operating Conditions			
Name	Library	Temp	Volt
Slow	TSMC 180nm	125	1.62
Typical	TSMC 180nm	25	1.8
Fast	TSMC 180nm	0	1.98

We can observe this fact from the obtained results:

In the Slow corner, the delay increased, but the power consumption decreased.

Poin	t	Incr	Path
inpu	t external delay	0.00	0.00 f
read	y_urgent[3] (in)	0.00	0.00 f
file	0_u2/requests[3] (file_1_0_SIZE8_0)	0.00	0.00 f
file	_1_0_u2/U11/Y (OR4X1)	0.55	0.55 f
file	_1_0_u2/U10/Y (NOR3X1)	0.28	0.83 r
file	_1_0_u2/U9/Y (NAND3X1)	0.35	1.18 f
file	_1_0_u2/grant_valid (file_1_0_SIZE8_0)	0.00	1.18 f
U18/	Y (MX2X1)	0.33	1.51 r
sel[	7] (out)	0.00	1.51 r
data	arrival time		1.51
(Pat	h is unconstrained)		
24	Global Operating Voltage = 1.62		
25	Power-specific unit information :		
26	Voltage Units = 1V		
27	Capacitance Units = 1.000000pf		
28	Time Units = 1ns		
29	Dynamic Power Units = 1mW (derived :	from V,C,T	units)
30	Leakage Power Units = 1pW		
31			
32			
33	Cell Internal Power = 19.1358 uW (67	<del>%</del> )	
34	Net Switching Power = 9.5637 uW (33	૬)	
35			
36	Total Dynamic Power = 28.6995 uW (100	8)	
37			
38	Cell Leakage Power = 21.0001 nW		

In the Fast corner, the critical path delay decreased, but the power consumption increased.

Point		Incr	Path	
input external delay		0.00	0.00 f	
ready_urgent[3] (in)		0.00	0.00 f	
file_1_0_u2/requests[3] (	file_1_0_SIZE8_0)	0.00	0.00 f	
file_1_0_u2/U11/Y (OR4X1)		0.23	0.23 f	
file_1_0_u2/U10/Y (NOR3X1	)	0.12	0.36 r	
file_1_0_u2/U9/Y (NAND3X1	)	0.13	0.49 f	
file_1_0_u2/grant_valid (	file_1_0_SIZE8_0)	0.00	0.49 f	
U18/Y (MX2X1)		0.14	0.63 r	
sel[7] (out)		0.00	0.63 r	
data arrival time			0.63	
<pre>Global Operating Voltage = 1.98 Power-specific unit information :     Voltage Units = 1V     Capacitance Units = 1.000000pf     Time Units = 1ns     Dynamic Power Units = 1mW (derived from V,C,T units)     Leakage Power Units = 1pW</pre>				
Cell Internal Power	= 28.3845 uW (66%	)		
Net Switching Power	= 14.8685 uW (34%	)		
Total Dynamic Power	= 43.2529 uW (100%	)		
Cell Leakage Power	= 17.3840 nW			

And finally, in the Typical corner, the results are intermediate, falling between the Slow and Fast cases.

Point	Incr	Path
input external delay	0.00	0.00 f
ready_urgent[3] (in)	0.00	0.00 f
file_1_0_u2/requests[3] (file_1_0_SIZE8_0)	0.00	0.00 f
file_1_0_u2/U11/Y (OR4X1)	0.34	0.34 f
file_1_0_u2/U10/Y (NOR3X1)	0.18	0.52 r
file_1_0_u2/U9/Y (NAND3X1)	0.19	0.71 f
file_1_0_u2/grant_valid (file_1_0_SIZE8_0)	0.00	0.71 f
U18/Y (MX2X1)	0.19	0.90 r
sel[7] (out)	0.00	0.90 r
data arrival time		0.90

(Path is unconstrained)

```
Global Operating Voltage = 1.8
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW (derived from V,C,T units)
    Leakage Power Units = 1pW
    Cell Internal Power = 23.4925 uW (66%)
    Net Switching Power = 12.0669 uW (34%)
    _____
Total Dynamic Power = 35.5594 uW (100%)
```

5- Also analyze the impact of optimization constraints, at minimum, for speed and area usage.

We first analyze the **minimum area optimization**, which can be done by adding the following line to our script:

set max area O

This command reduces the area as much as possible. The output result is as follows:

<pre>************************************</pre>	**************************************	**
Library(s) Used: typical (File: /home/:	icic/Desktop/	test5/library/tsmc/tsmc_0.18u.db)
Number of ports: Number of nets: Number of cells: Number of references:	26 42 10 3	
Combinational area: Noncombinational area: Net Interconnect area:	565.488011 0.000000 undefined	(No wire load specified)
Total cell area: Total area: 1	565.488011 undefined	

Next, we perform minimum optimization for speed. To do this, we use the following command:

```
set_max_delay 0 -to [all_outputs]
```

<pre>k************************************</pre>		
Wire Load Model Mode: top Startpoint: ready_urgent[7] (input port) Endpoint: sel[4] (output port) Path Group: default Path Type: max		
Point	Incr	Path
<pre>input external delay ready_urgent[7] (in) file_1_0_u2/requests[7] (file_1_0_SIZE8_0) file_1_0_u2/U23/Y (NOR2X4) file_1_0_u2/U2/Y (NAND4X4) file_1_0_u2/grant_valid (file_1_0_SIZE8_0) U24/Y (BUFX8) U41/Y (MXI2X4) U36/Y (CLKINVX2) sel[4] (out) data arrival time</pre>	0.00 0.00 0.00 0.08 0.07 0.00 0.10 0.08 0.03 0.00	0.00 f 0.00 f 0.08 r 0.15 f 0.24 f 0.33 f 0.35 r 0.35 s
max_delay output external delay data required time	0.00 0.00	0.00 0.00 0.00
data required time data arrival time		0.00 -0.35
slack (VIOLATED)		_0 35

6- Using the netlist files and the ModelSim tool, perform post-synthesis simulation and show that the simulation results before and after synthesis are the same. What does the similarity in the output results prove?

At this stage, we need to perform post-synthesis simulation. As shown in the figure below, the pre-synthesis and post-synthesis simulation results are identical, which indicates that the synthesis was performed correctly.

